Release Of Standard C Library Glibc 2.44

Altus Intel
Altus Intel
  • Date Time

After six months of development, the release of the system library GNU C Library 2.44 has been published (glibc), which fully follows the requirements of the ISO C23 and POSIX.1-2024 standards.

Of the improvements implemented in Glibc 2.44 improvements the following can be noted:

  • The ability to place system-wide settings in a file is provided /etc/tunables.conf and their application when running the ldconfig utility.
  • Added the ability to install pre-prepared ld.so.cache files to the ldconfig utility.
  • Added support for the LoongArch32 architecture (LA32R, LA32S) in addition to LoongArch64.
  • Added setting “glibc.elf.thp”, enabling the use of large THP (Transparent Huge Pages) memory pages in the malloc function when mapping segments in read-only mode, if there is THP support in the kernel. The permissible size of a memory page in malloc when using THP is limited to the value MAX_THP_PAGESIZE (if the THP page size is greater than MAX_THP_PAGESIZE, then the THP mode in malloc is disabled).
  • From the project CORE-MATH optimized versions of the mathematical functions cosh, sinh and tanh. Previously ported functions are synchronized with versions from CORE-MATH.
  • For the C++26 standard, the assert macro has been transferred to lists with a variable number of arguments (variadic).
  • Added support for static linking in PIE (Position-Independent Executable) mode for arm-*-linux-gnueabi architectures (use the “-static-pie” option).
  • For AArch64 platforms Support for all operations provided through the GCS (Guarded Control Stack) extension has been implemented for hardware protection of return addresses from functions and blocking exploits using return-oriented programming methods. Enabling ENFORCED or OVERRIDE mode prevents disabling GCS operations from programs in user space.
  • Added variants of the log, exp, sin, cas, sinh, cosh, asinh, acosh, atanh and POWR functions, optimized for the AArch64 architecture using the vector extensions SVE and AdvSIMD.
  • Added variants of the functions memcmp, memccpy, memchr, memcpy, memmove, stpncpy, strcmp, strchr, strcpy, strncmp, strncpy, strlen and strrchr, optimized for the RISC-V architecture using vector instructions.
  • Added a variant of the memchr function, optimized for Power10 processors.
  • Fixed vulnerabilities:
    • CVE-2026-4437 – a vulnerability in the gethostbyaddr and gethostbyaddr_r functions may allow the DNS server to return a specially formatted response that will lead to the processing of a different domain name specified in additional sections of the response, which can be used to bypass access restrictions based on resolved domains.
/Reports, release notes, official announcements.

© 2026 - Altus Intel